

L Number	Hits	Search Text	DB	Time stamp
1	42385	ccd	USPAT; US-PGPUB	2002/07/29 07:47
2	408	"oxide-nitride"	USPAT; US-PGPUB	2002/07/29 07:48
3	13	"oxide-nitride" and ccd	USPAT; US-PGPUB	2002/07/29 07:58
4	5171	"gate dielectric"	USPAT; US-PGPUB	2002/07/29 07:59
5	23569	oxide near2 nitride	USPAT; US-PGPUB	2002/07/29 07:59
6	289	"gate dielectric" with (oxide near2 nitride)	USPAT; US-PGPUB	2002/07/29 07:59
7	0	ccd with ("gate dielectric" with (oxide near2 nitride))	USPAT; US-PGPUB	2002/07/29 08:00
8	123	ccd and "gate dielectric"	USPAT; US-PGPUB	2002/07/29 08:00
9	84272	nitride	USPAT; US-PGPUB	2002/07/29 08:00
10	71	(ccd and "gate dielectric") and nitride	USPAT; US-PGPUB	2002/07/29 08:00
11	201472	@ad>20000626 or @rlad>20000626	USPAT; US-PGPUB	2002/07/29 08:01
12	65	((ccd and "gate dielectric") and nitride) not (@ad>20000626 or @rlad>20000626)	USPAT; US-PGPUB	2002/07/29 08:01

I.E.E.E., June, 1972, pp. 721 and 722 "A Uniphase Charge Coupled Device," suggest a structure making use of charge storage in an MNOS (metal nitride oxide silicon) structure to define in the silicon substrate the asymmetric potential wells required for unidirectional charge flow. The structure includes a silicon substrate with overlying layers of silicon dioxide and silicon nitride and spaced apart individual charge transfer electrodes on the nitride layer. Required potential wells are defined by forming an appropriate pattern of charge accumulation at the oxide-nitride interface. R. D. Melen and James D. Meindl, I.E.E.E., Journal of Solid State Circuits, February, 1972, pp. 92-93 propose a two-phase CCD structure employing a two-level offset aluminum-polysilicon gate structure with the aluminum and polysilicon gates connected together in pairs. Alternate gate pairs are connected to respective clock lines, one of which is held at a d.c. bias while clock pulses are applied to the other clock line. Both of these proposals have inherent fabrication and/or functional disadvantages.

Brief Summary Text - BSTX:

It is an object of the present invention to provide a uniphase CCD structure having a relatively simple structure and manner of operation.

Brief Summary Text - BSTX:

According to the present invention, a uniphase charge coupled device structure

There have previously been reported proposals for CCDs using only a single clock signal. P. P. Gelberger and C. A. T. Salama, Proceedings of the I.E.E.E., June, 1972, pp. 721 and 722 "A Uniphase Charge Coupled Device," suggest a structure making use of charge storage in an MNOS (metal nitride oxide silicon) structure to define in the silicon substrate the asymmetric potential wells required for unidirectional charge flow. The structure includes a silicon substrate with overlying layers of silicon dioxide and silicon nitride and spaced apart individual charge transfer electrodes on the nitride layer. Required potential wells are defined by forming an appropriate pattern of charge accumulation at the oxide-nitride interface. R. D. Melen and James D. Meindl, I.E.E.E., Journal of Solid State Circuits, February, 1972, pp. 92-93 propose a two-phase CCD structure employing a two-level offset aluminum-polysilicon gate structure with the aluminum and polysilicon gates connected together in pairs. Alternate gate pairs are connected to respective clock lines, one of which is held at a d.c. bias while clock pulses are applied to the other clock line. Both of these proposals have inherent fabrication and/or functional disadvantages.

Brief Summary Text - BSTX:

It is an object of the present invention to provide a uniphase CCD structure having a relatively simple structure and manner of operation.

[illegible]

FIG. 3d




FIG. 2g


US-PAT-NO: 6051852

DOCUMENT-IDENTIFIER: US 6051852 A

TITLE: Self aligned LOD antiblooming structure for solid-state imagers

----- KWIC -----

It is the object of this invention to solve the above mentioned problems with the prior art. This invention discloses a process for providing a self-aligned, LOD antiblooming structure whose antiblooming barrier height can be set by process (via implantation), and is relatively insensitive to process variations. An extra gate electrode to set the antiblooming barrier height is not required (as with some other disclosures), but may be provided so as to allow for electronic exposure control to use with FT image sensors. The antiblooming overflow channel length is determined photolithographically and is therefore, easily adjusted by layout. The process is simple and compatible with different types of gate dielectrics such as O (SiO₂), ON (oxide nitride), or ONO (oxide nitride oxide).



Patent Numbers: 5,516,716

145 Date of Patent: May 14, 1996

GENERAL PUBLICATION

Reagler, et al. Charge Transfer in the Presence of Potential Barriers. COOFC.—The International Journal for Computation and Materials in Electrical and Magnetic Eng. vol. 18, No. 4, pp. 202-213, Dec. 1995.

Private Examiner—Charles C. Condit
Admission Agent or Firm—Raymond L. Over

ABSTRACT

A fully self-aligned, charge accepted device (CCAD) incorporates a semiconductor substrate having implanted barrier layers over the regions, an insulating dielectric layer on the front over the substrate, a first layer of slowly spaced dielectric in self-alignment with at least one implanted underlayer, the first dielectric, a second layer of slowly spaced dielectric in self-alignment with the first dielectric and

[illegible]

Field of Search 437/28, 33, 34, 437/94, 148/DIG. 33 DEC. 1971


Reference Class

U. S. PATENT DOCUMENTS

1,087,340	15,371	Kelley et al.	137,710
1,055,912	12,073	Kelley	536,336
879,267	2,370	Konradi et al.	3,923,812
1,821,061	2,015	Amis et al.	28,778
2,817,464	25,073	Anthony et al.	12,979
4,236,040	71,571	Thom et al.	33,678
4,057,313	8,077	Pyle et al.	1,679
4,189,427	9,479	Reynolds, et al.	167,791
4,389,732	120,348	Thom et al.	2,607,313
4,123,446	9,568	Law et al.	37,976
4,968,552	55,968	Edwards et al.	43,629
4,785,489	28,289	Chen et al.	167,791
4,910,588	9,804	Chen et al.	167,791
4,991,142	9,690	Chen et al.	167,791
4,986,563	11,141	Chen et al.	167,791

RESEARCH PAPER

43-19871-57889 3mo 43-19871-57889 43789

30. *Enigma*, 9. Drawing: *Enigma*

Patent Number: 5,460,997
Date of Patent: Oct. 24, 1995

Inventory Agent or Five-Digit of L. Order

37 ABSTRACT

A method of making a dry self-aligned, thin-film photoconductor device involves the steps of first forming a 200-Å thick layer of photoconductor on a substrate, then forming a 100-Å thick layer of photoconductor on the first layer, then depositing and patterning in the form of a mask a second layer of the first conductive layer, a second conductive layer, then etching away a portion of the second conductive layer, then depositing and patterning a second conductive layer electrically isolated from the first conductive layer, then electrically connecting by means of photoconductor these patterned conductive layers, then depositing and patterning a third conductive layer, then etching away a portion of the third conductive layer so as to leave closely spaced, elongate conductive strips, then electrically connecting across pairs of strips by a plasma process of depositing and etching a conductive material, then removing portions of the second conductive

11 Caline, 13 Dryas, 24400

11 Caine, 13 Dwyer 24404

Editor, January—Georgia Gaudet

